我的学记|刘航宇的博客 - 【5】Verilog练习-相邻16点相加 的评论
type: channel
link: https://ee.ac.cn/index.php/archives/494.html
description: 代码//相邻16点相加`timescale 1ns/10psmodule sigma_16p( clk, res, ...